

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number: **0 600 095 A1**

(12)

EUROPEAN PATENT APPLICATION
published in accordance with Art.
158(3) EPC

(21) Application number: **93913549.7**

(51) Int. Cl.⁵: **H03M 13/12, H04L 1/00**

(22) Date of filing: **21.06.93**

(86) International application number:
PCT/JP93/00831

(87) International publication number:
WO 94/00915 (06.01.94 94/02)

(30) Priority: **22.06.92 JP 163066/92**

(43) Date of publication of application:
08.06.94 Bulletin 94/23

(84) Designated Contracting States:
DE FR GB IT SE

(71) Applicant: **Oki Electric Industry Company,
Limited
7-12, Toranomon 1-chome
Minato-ku
Tokyo 105(JP)**

(72) Inventor: **ABE, Masami, Oki Electric Industry
Co. Ltd
7-12, Toranomon 1-chome
Minato-ku, Tokyo 105(JP)**


(74) Representative: **Betten & Resch
Reichenbachstrasse 19
D-80469 München (DE)**

(54) **BIT ERROR COUNTER AND ITS COUNTING METHOD, AND SIGNAL IDENTIFYING DEVICE AND ITS IDENTIFYING METHOD.**

(57) A device and method for counting bit errors in the received signal in digital communication, and a device and method for judging whether received signal is aural signal or control signal and for outputting identification signal, the number of errors, and decoded signal. Generally in bit error counters, there is a problem that an exact error rate cannot be calculated if an error that is incorrecable is included in a decoded signal. To overcome the problem, a status monitoring unit (22) is provided, which outputs a predetermined error rate utilizing information in the decoding process if an error is included in the de-

coded signal. Further, an error detection unit (28) is provided, which outputs a predetermined error rate if an error is included in the decoded signal. In identification devices, there is a problem that signal cannot be identified if an error that is undetectable is included, because the kind of the input signal is identified based on the result of error detection. To solve this problem, a signal identification unit (1206) is provided, which identifies the input signal based on the error detection result, the decoding result, and the number of errors.

EP 0 600 095 A1



FUNCTIONAL BLOCK DIAGRAM ILLUSTRATING
FIRST EMBODIMENT OF BIT ERROR COUNTER DEVICE

FIG. 1

TECHNICAL FIELD

The present invention relates to a device for and a method of counting the number of bit errors in a reception signal in digital communication, and, more particularly, relates to a device for and a method of identifying whether a reception signal is a speech signal or a control signal and outputting an identification signal, a decoded signal, and the number of bit errors counted.

BACKGROUND ART

For TDMA digital mobile communication, a transmission system is used which transmits different signals such as a speech signal and a FACCH (Fast Associated Control Channel) signal, which is a kind of a control signal with use of the same data region of a channel. These two kinds of the signals are the same in the numbers of total bits, but different from one another in the method of error correction or error detection. The speech signal or the FACCH signal is transmitted from a transmission side in accordance with the conditions of the use thereof. However, a flag is not transmitted to identify whether a transmission signal is the speech signal or the FACCH signal. A reception side is accordingly needed to judge whether a transmitted signal is the speech signal or the FACCH signal.

The following describes the configuration of a prior art signal identifier device.

The prior art signal identifier device comprises an error correcting/decoding part for processing speech signal, an error detecting/decoding part for processing speech signals, an error correcting/decoding part for control signals, and an error detecting/decoding part for control signals. The error correcting/decoding part for speech signals employs a decoding method for error correction codes used in encoding part or all of the speech signals at the transmission side. The error correcting/decoding part for control signals employs a decoding method for an error correction codes used in encoding part or all of control signals on the transmission side. The error detecting/decoding part for speech signals or for control signals uses a detection method corresponding to respective error detection codes applied at the transmission side.

In the following, there will be described the operation of the prior art signal identifier device. A transmission signal from the transmission side is first received. The received transmission signal is entered into the error correcting/decoding part for processing speech signals and into the error correcting/decoding part for processing control signals. The reception signal entered is decoded in response to the decoding methods of the respec-

tive error correcting/decoding parts, and is outputted as decoded signals. The decoded output signals are entered into the error detection decoder parts. On the basis of the error detection code applied at the transmission side, it is inspected whether or not each decoded signal contains partly or wholly any bit errors, and a correct/false signal is generated. The signal identifier device herein receives the decoded signals and the correct/false signals and compares errors in the correct/false signals and regards, as the transmitted signal, the correct/false signal in which no error is detected and outputs the decoded signal and the identification signal of that signal.

Although there is found no adequate reference for the signal identifying system a detailed description for the error detection code can be found in "Encoding Theory" written by Hiroshi Miyagawa, Yoshiro Iwadare, and Hideki Imai, published by (joint-stock company) Shokodo Co., Ltd. A set of two devices, each of which has been disclosed in "Japanese Laid-Open Patent Publication (A) No. 60-144038 titled as A Digital Signal Transmission System, Matsushita Electric Industry (Co., Ltd.), Keishi Matsuya" are applicable to the signal identifier device.

The following describes a bit error counter device in transmitter/receiver equipment for use in digital communication. A digital communication system is recently proposed, in which an original signal is rendered to convolution encoding at the transmission side and is then transmitted to the reception side as a transmission signal, and further at the reception side a reception signal is Viterbi-decoded. The transmission system enables the number of bit errors to be counted from a main signal itself such as a speech signal and an image signal without transmitting a known signal from the transmission side to the reception side, thereby a receiver can determine the transmission quality of a transmission channel based on the number of bit errors counted.

The following describes a prior art bit error counter device with use of convolutional codes and a Viterbi codes.

First, the configuration of the prior art bit error counter device is described. The transmission side of the prior art bit error counter device is formed by an error correcting/encoding part. The reception side of the prior art bit error counter device comprises an error correcting/decoding part, a delay part, a re-encoding part, and a comparator part. The error correcting/encoding part and the re-encoding part are adapted to carry out convolutional encoding of input signals, and the error correcting/decoding part is adapted to carry out Viterbi-decoding of the convolution encoded input signal. The delay part serves to delay the time of the input

signal until it is processed by the error correcting/decoding part and the re-encoding part and is entered into the comparator part. The comparator part compares the two input signals, and counts a difference of bit numbers therebetween.

The error correcting/encoding part of the transmission side carries out convolutional encoding of original input signals and outputs transmission signals. The reception side receives the transmission signals and transfers them to the delay part and the error correcting/decoding part. The error correcting/decoding part Viterbi-decodes the received input signals and outputs decoded signals. The re-encoding part receives the decoded signal and convolution-encodes the same, and further outputs a re-encoded signal. The comparator part compares for every bit a delayed reception signal which is delayed in the delay part with the re-encoded signal and counts the number of difference bits therebetween and further calculates and outputs a bit error rate.

Such a technique is disclosed, for example, in the following reference: QUALCOM company, Technical Data Sheet "Q0256 K = 7 MULTICODE RATE VITERBI DECODER" (1990-6) p.13, 15~ 16

The prior art signal identifier device however suffers from a difficulty that it is informed only of a result of the error detection, and it fails to identify whether the transmitted signal is a speech signal or a FACCH signal when any bit error is detected in both of the speech signal and the FACCH signal or when an error, which exceeds the detection capability of the error detection code, is produced. Such situation includes, for example, a case where a bit error is produced in any fraction of a speech signal other than an object to be error-corrected and encoded or inversely in a case where a bit error is produced only in the error detection code and in the object to be error detected and encoded.

Further, the prior art bit error counter device assumes that no error is produced in the decoded signal, and compares the decoded signal with a reception signal with the former signal taken as a reference. The device therefore executes the same processing even through a bit error is produced in the decoded signal, and fails to estimate an exact bit error rate.

Accordingly, an object of the present invention is to provide a signal identifier device capable of accurate signal identification with use of an error detection result of each signal and of the number of the bit errors.

It is another further object of the present invention to provide a bit error counter device for outputting a preset bit error rate when a bit error is produced in the decoded signal.

DISCLOSURE OF THE INVENTION

A first invention made to solve the above described problem provides, at a transmission side, an error correcting/encoding part for convolution-encoding an original signal and outputting a transmission signal in a transmitter/receiver equipment for digital communication between the transmission side and the reception side.

A first aspect of the invention further provides, at the reception side, an error correcting/decoding part for executing Viterbi-decoding of a convolutional code for a reception signal as the transmission signal is received, and outputting a decoded signal, and further, when upon updating a path memory in the process of Viterbi-decoding the number of past histories to be recorded in the path memory exceeds a set threshold, generating an overflow signal for indication of such an excess, and a state monitoring part for generating a switching instruction signal when the number of the overflow signals produced in a preset time interval exceeds a set value. The invention further provides a switching part for outputting the decoded signal as is when no switching instruction signal is applied from the state monitoring part, and outputting a set bit error rate when the switching instruction signal is applied, a re-encoding part for outputting a re-encoded signal of the output from the switching part by using a convolutional encoding, a delay part for delaying the reception signal and outputting a delayed reception signal matched with the re-encoded signal in timing, and a comparator part for comparing the re-encoded signal and the delayed reception signal with each other to count the number of bit errors, and estimating a bit error rate on the basis of the total number of inputs and outputting the same.

To further achieve the objects of the present invention, a second aspect of the invention provides, at a transmission side, an error detection code estimation part for estimating an error detection code from an original signal for each preset period, and an error correcting/encoding part for rendering the original signal and the error detection code to convolutional encoding (or block encoding) and outputting a transmission signal in the transmitter/receiver equipment for digital communication between a transmission side and a reception side.

A second aspect of the invention provides, at a reception side an error correcting/decoding part for decoding a convolutional code (or decoding a block code) in a reception signals as said transmission signal is received an error detection part for decoding the error detection code on the basis of an output from the error correcting/decoding part and outputting a decoded signal, and further outputting an error detection signal when any error is de-

tected, and a switching part for outputting the decoded signal as it is when no error detection signal is outputted from the error detector part while outputting a preset bit error rate when any error detection signal is outputted from said error detector part. The invention further includes a re-encoding part for convolution-encoding (or block encoding) again the decoded signal from the switching part and outputting a re-encoded signal, a delay part for delaying the reception signal and outputting a delayed reception signal matched with the re-encoded signal in timing, and a comparator part for comparing the re-encoded signal and the delayed reception signal with each other to count the number of bit errors, and estimating a bit error rate from the total number of inputs and outputting the bit error rate.

A third aspect of the invention manifests a signal identifier device according to the present invention, which is to be provided on a receiver apparatus in a transmitter/receiver equipment for use in digital communication, the receiver apparatus being interconnected with a transmitter apparatus in the transmitter/receiver equipment through a wire or radio means.

The following discloses only a reception side with the description of the transmission side omitted.

The receiver apparatus comprises three principal parts including a speech signal processing part, a control signal processing part, and a signal identifying part as processing means;

the speech signal processing part comprising

an error correcting/decoding part for receiving a reception signal and outputting a decoded signal;

an error detector part for receiving the decoded signal and outputting an error detection signal;

a re-encoding part for receiving the reception signal and outputting a re-encoded signal;

a delay part for receiving the reception signal, and delaying the reception signal by the time the reception signal received by the error correcting/decoding part is processed by the error detector part and the re-encoding part and outputting a delayed reception signal, and

a comparator part for receiving the delayed reception signal and the re-encoded signal and outputting the number of errors,

the control signal processing part comprising

an error correcting/decoding part for receiving the reception signal and outputting a decoded signal;

an error detector part for receiving the decoded signal and outputting an error detection signal;

a re-encoding part for receiving the decoded signal and outputting a re-encoded signal;

a delay part for receiving the reception signal and outputting the reception signal by the time the reception signal received by the error correcting/decoding part is processed by the error detector part and the re-encoding part; and

a comparator part for receiving the delayed reception signal and the re-encoded signal and outputting the number of errors, and the signal identifier part comprising

an input part for inputting the error detection signal, the decoded signal, and the number of bit errors from the speech signal processing part and further inputting the error detection signal, the decoded signal, and the number of bit errors from the control signal processing part;

a judgment part for judging whether the reception signal is a speech signal or a control signal; and

an output part for outputting an identification signal, the decoded signal, and the number of bit errors.

A fourth aspect of the invention manifests a signal identifier device of the present invention, which is to be provided on the receiver apparatus of the transmitter/receiver equipment for use in digital communication, the transmitter apparatus and the receiver apparatus of the transmitter/receiver equipment being interconnected with each other through a wire or radio means.

In what follows, there will be described only the reception side without disclosing the transmission side.

The receiver apparatus comprising three principal parts such as a speech signal processing part, a control signal processing part and a signal identifier part as processing steps;

the speech signal processing part comprising

an error correcting/decoding part for receiving a reception signal and outputting a decoded signal and an overflow signal;

a state monitoring part for receiving the overflow signal and outputting a switching instruction signal;

a switching part for receiving the switching instruction signal and the decoded signal and outputting the switching instruction signal, the decoded signal, and the number of bit errors;

a re-encoding part for receiving the decoded signal outputted from the switching part and outputting a re-encoded signal;

a delay part for receiving the reception signal and delaying the reception signal by the time the reception signal entered into the error correcting/decoding part is processed by the state monitoring part, the switching part, and the re-encoding part, and outputting a delayed reception signal; and

a comparator part for receiving the delayed reception signal and the re-encoded signal and

outputting the number of bit errors, the control signal processing part comprising

an error correcting/decoding part for receiving a reception signal and outputting a decoded signal and an overflow signal;

a state monitoring part for receiving the overflow signal and outputting a switching instruction signal;

a switching part for receiving the switching instruction signal and the decoded signal, and outputting the switching instruction signal, the decoded signal, and the number of bit errors;

a re-encoding part for receiving the decoded signal outputted from the switching part and outputting a re-encoded signal;

a delay part for receiving the reception signal and delaying the reception signal by the time the reception signal entered into the error correcting/decoding part is processed by the state monitoring part, the switching part, and the re-encoding part, and outputting a delayed reception signal; and

a comparator part for receiving the delayed reception signal and the re-encoded signal and outputting the number of bit errors;

the signal identifier part comprising

an input part for receiving the switching instruction signal, the decoded signal, and the number of errors from the speech signal processing part and further receiving the switching instruction signal, the decoded signal, and the number of errors;

a judgment part for judging whether the reception signal is the speech signal or the control signal; and

an output part for outputting an identification signal yielded as a result of the judgment, the decoded signal, and the number of errors.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a block diagram illustrating the function of a first embodiment of a bit error counter device;

FIG.2 is a flowchart illustrating the operation of an error correcting/encoding part;

FIG.3a is a flowchart illustrating the operation of the error correcting/decoding part;

FIG.3b is a flowchart illustrating the operation of step 1 of the error correcting/decoding part;

FIG.3c is a flowchart illustrating the operation of step 1 of the error correcting/decoding part;

FIG.3d is a flowchart illustrating the operation of step 2 of the error correcting/decoding part;

FIG.3e is a flowchart illustrating step 3 of the error correcting/decoding part;

FIG.3f is a flowchart illustrating the operation of step 4 of the error correcting/decoding part;

FIG.3g is a trace diagram and a view exemplarily illustrating the operation state of Viterbi-decoding;

FIG.4 is a flowchart illustrating the operation of a state monitoring part;

FIG.5 is a flowchart illustrating the operation of a switching part;

FIG.6a is a detailed functional block diagram illustrating the operation of a delay part;

FIG.6b is a flowchart illustrating the operation of the delay part;

FIG.7a is a flowchart illustrating the operation of a comparator part;

FIG.7b is a flowchart illustrating the operation of the comparator part;

FIG.8 is a block diagram illustrating the function of a second embodiment of the bit error counter device;

FIG.9 is a flowchart illustrating the operation of an error detecting code estimation part;

FIG.10 is a flowchart illustrating the operation of an error detector part;

FIG.11 is a flowchart illustrating the operation of the error detector part;

FIG.12 is a block diagram illustrating the function of a first embodiment of a signal identifier device;

FIG.13 is a flowchart illustrating the operation of a re-encoding part for control signals;

FIG.14 is a flowchart illustrating the operation of a signal identifying/processing part;

FIG.15 is a flowchart illustrating the operation of an error detector part for control signal;

FIG.16 is a block diagram illustrating the function of a second embodiment of the signal identifier device; and

FIG.17 is a flowchart illustrating the operation of a switching part of the signal identifier device.

BEST MODE FOR EXEMPLIFYING THE INVENTION

In the following description of the present invention, variables i , m , n , and k are assumed to be an integer, respectively, and nl to be a restriction length ("restriction length" herein implies the number of bits of input information that affects encoded bits of output signals) is assumed. It is herein assumed that these variables are adjustable, suited for standard specifications. To the present embodiment described below, the standard specification of IS54 of TIA of USA will be applied. It is further assumed that "*" denotes a multiplication operator, "/" a division operator, and "⊕" an exclusive OR operator.

In what follows, there is described a bit error counter device.

FIG.1 is a functional block diagram illustrating the function of a bit error counter device of the first embodiment of the present invention. The bit error counter device is to be provided on a transmitter apparatus 10 and a receiver apparatus 20 of transmitter/receiver equipment for use in digital communication, the transmitter apparatus 10 and the receiver apparatus 20 being interconnected with each other through a wire or radio means.

The transmitter apparatus 10 comprises an error correcting/encoding part 11 for receiving an original signal S10 and outputting a transmission signal S11.

The receiver apparatus 20 comprises:

an error correcting/decoding part 21 for receiving a reception signal S20 and outputting a decoded signal S21a and an overflow signal S21b;

a state monitoring part 22 for receiving the overflow signal S21b and outputting a switching instruction signal S22;

a switching part 23 for receiving the switching instruction signal S22 and the decoded signal S21a and outputting the decoded signal S21a and the bit error rate S23a;

a re-encoding part 24 for receiving the decoded signal S21a outputted from the switching part 23 and outputting a re-encoded signal S24;

a delay part 26 for receiving the reception signal S20 and outputting a delayed reception signal S26; and

a comparator 25 for receiving the delayed reception signal S26 and the re-encoded signal S24 and outputting the bit error rate S25.

In what follows, there is exemplarily described the detailed construction or the operation of the respective parts, referring to the attached flowcharts.

The transmitter apparatus 10 is first described.

The error correcting part 11 comprises an initializing part for executing initialization of a computation region for executing convolution-encoding of the input original signal S10, and a convolution-encoding part for convolution-encoding the input original signal S10 and outputting the transmission signal S11. Successively, the operation of the error correcting/encoding part 11 is exemplarily described by reference to the flowchart of FIG.2.

A data format of the input signal is assumed to be $a_0(1)$, $a_0(2)$, ..., $a_0(n)$, and a data format of the output signal to be $a_1(1)$, $a_2(1)$, $a_1(2)$, $a_2(2)$, ..., $a_1(n)$, $a_2(n)$.

In the first place, $a_0(-4)$, $a_0(-3)$, $a_0(-2)$, $a_0(-1)$, $a_0(0)$ are initialized (step 201). 0 (zero) is entered usually for initialization. Step 203 is repeated in the range of $1 \leq i \leq n$. i is assumed to have been rendered to initial setting. In step 203, $a_0(i)$ is inputted to calculate

$$a_1(i) = a_0(i) \oplus a_0(i-1) \oplus a_0(i-3) \oplus a_0(i-5),$$

$$a_2(i) = a_0(i) \oplus a_0(i-2) \oplus a_0(i-3) \oplus a_0(i-4) \oplus a_0(i-5),$$

and outputs $a_1(i)$, $a_2(i)$. Thereafter, i is incremented by +1 and the operation advances to step 202. In step 202, if $i \leq n$ is judged, then the like processing is repeated, while $i > n$ is judged to be satisfied, then the processing is completed. \oplus denotes an exclusive OR operation.

In the receiver apparatus 20, the error correcting/decoding part 21 comprises an initializing part for initializing data required for Viterbi-decoding, an input part for receiving the reception signal S20, a step 1 for branch metric operation, ACS operation, path information determination, overflow control of a path memory, a step 2 for executing path convergence when the path memory is judged not to overflow, a step 3 for outputting the overflow signal S21a when the path memory is judged to overflow, a maximum likelihood metric estimating part for estimating a maximum likelihood metric, a step 4 for determining a decoded value, and an output part for outputting the decoded signal S21a. Successively, there is exemplarily described the operation of the error correcting/decoding part 21 with reference to the flowcharts of FIGs.3a, 3b, 3c, 3d, 3e, and 3f. A trellis diagram and Viterbi-decoding cited in the present description are exemplarily illustrated in FIG.3g.

In step 301, there are set $i = 1$, $t = 2$, $s_2(im) = 0$, $j = 0$, $PM(im, 1) = im$ ($0 \leq im \leq 2^{n-1} - 1$ is assumed.) for initialization. Then, $a_1'(i)$, $a_2'(i)$ are inputted (step 302), and $m \leq 2^{n-1} - 1$ is judged to be satisfied (step 303). If $m \leq 2^{n-1} - 1$ is judged to be satisfied, then $s_1(m) = s_2(m)$ is set (step 304) while if $m < 2^{n-1} - 1$ is judged to be satisfied, then the processing is completed. $0 \leq im \leq 2^{n-1} - 1$ is assumed as described above, and im has previously been initialized to 0 and is incremented by +1 when step 303 is completed. Successively, there will be described the operation of the step 1 which executes branch metric operation, ACS operation, path information determination with reference to the flowcharts of FIGs.3b and 3c. Step 305 is to execute the branch metric operation, i.e., execute equations given below

$$x = a_1'(i) \oplus b_1(m, k_0) + a_2'(i) \oplus b_2(m, k_0)$$

$$y = a_1'(i) \oplus b_1(m, k_1) + a_2'(i) \oplus b_2(m, k_1)$$

which is to calculate a Hamming distance (branch metric) between input signals $a_1'(i)$, $a_2'(i)$, and branch metrics $b_1(m, k_0)$, $b_2(m, k_0)$, $b_1(m, k_1)$, $b_2(m, k_1)$. In this case, the calculation may be of the sum of products type. Steps 306 to 308, and step 312 are those of executing ACS (Add Compare Select) operation. First at step 306, a present branch metric (x, y) is added to a previous branch

metric ($s_1(k_0), s_1(k_1)$). The processing just-mentioned is executed by equations given below.

$$s_x = s_1(k_0) + x$$

$$s_y = s_1(k_1) + y$$

Successively, s_x and s_y calculated in step 306 are compared (step 307), and if $s_x \leq s_y$ is judged to be satisfied, then $s_2(m) = s_x$ is set in step 308, while if $s_x > s_y$ is judged, then $s(m) = s_y$ is set in step 312. Steps 309 to 311, and steps 313 to 315 are those of achieving the path information determination. First, after step 308 is completed, a survivor k_0 (there remains only one path reaching the respective states) is inserted into a path memory $PM(m, t)$ (step 309), and $PM(k_0, im)$ is inserted into a work memory $WM(m, im)$ in the range of $1 \leq im \leq t-1$ (steps 310 and 311). In contrast, after step 312 is completed, a survivor k_1 is inserted into the path memory $PM(m, t)$ (step 313), and $PM(k_1, im)$ is inserted into the work memory $WM(m, im)$ in the range of $1 \leq im \leq t-1$ (steps 314 and 315). Herein, im has previously been initialized to 1, and after steps 310 and 314 are done it is incremented by +1. Successively, in the ranges of $0 \leq im \leq 2^{n_1-1}$ (step 316) and of $1 \leq it \leq t-1$, $PM(im, it) = WM(im, it)$ is executed (step 318). Herein, im and it have previously been initialized to 1, and after step 316 or 317 is done, they are incremented by +1. It should be noted that, though in the step 1 the processing was done with use of the exclusive OR operation, the same effect could be expected with use of the operation of the sum of products. In that case, in step 305, there are calculated

$$x = a_1'(i) \times b_1(m, k_0) + a_2'(i) \times b_2(m, k_0)$$

$$y = a_1'(i) \times b_1(m, k_1) + a_2'(i) \times b_2(m, k_1)$$

Further, in step 307, $s_x \geq s_y$ is judged to be satisfied, and if it is so, when the processing advances to step 308, while if $s_x < s_y$ is judged, then the processing advances to step 312, and thereafter the same processing is repeated.

Successively, in step 319 (shown in FIG.3a), $t = t+1$ is executed, and $t \geq m_1$ is judged to be satisfied (step 320). If $t < m_1$ is judged, then the step 2 is executed, while $t \geq m_1$ is judged, then the step 3 is executed. Herein, m_1 denotes a path memory length.

Successively, there will be described the operation of the step 2 in which path convergence is executed after the path memory is judged not to overflow with reference to the flowchart of FIG.3d. This is the case where the path memory is judged not to overflow in step 320. More specifically, in the range of $1 \leq m \leq 2^{n_1-1}-1$, an equation

$$PM(m, 1) = PM(0, 1)$$

is judged (step 321), and if all of the aforementioned equations are satisfied, step 323 to 330 are executed, while if even any one of the aforementioned equations is not satisfied, the processing is terminated. Steps 323 to 330 are described below. Step 323 is a step for determining a decoded value, in which $PM(0, 1) \geq 2^{n_1-2}$ is judged to be satisfied (step 323), and if $PM(0, 1) \geq 2^{n_1-2}$ is judged to be satisfied, then 1 is inserted into $a_0'(j)$ (step 324), while $PM(0, 1) < 2^{n_1-2}$ is judged to be satisfied, then 0 is inserted into $a_0'(j)$ (step 325) to determine a decoded value $a_0'(j)$. j is incremented by +1 (step 326). Successively, there will be described steps 327 to 329 where processing is made of shifting the path memory. An equation $PM(m, it) = PM(m, it+1)$ is executed (step 329) within the range of $0 \leq m \leq 2^{n_1-1}-1$ (step 327) and within the range of $1 \leq it \leq t-1$ (step 328). And $t = t-1$ is executed (step 330), and the processing returns to step 321 for the identical processing to those described above.

In the following, there is described the operation of a step 4 with reference to the flowchart of FIG.3e, in which step 4 the overflow signal S_{21a} is outputted after the path memory is judged to overflow. In step 320 the path memory is judged to overflow, and the overflow signal S_{21a} is outputted (step 331). Steps 332 to 335 are to evaluate a maximum likelihood metric. There is first executed initialization $M_{m1} = 0$, $S_{min} = s_1(0)$ to evaluate the maximum likelihood metric (step 332). Then, $s_1(m) < S_{min}$ is judged (step 334) to be satisfied within the range of $1 \leq m \leq 2^{n_1-1}-1$ (step 333), and if it is judged to be so, then $M_{m1} = m$, $S_{min} = s_1(m)$ is executed (step 335), while if not so, then the processing returns to step 333. Further, when $m > 2^{n_1-1}-1$ is judged to hold in step 333, then the processing advances to step 336. Steps 336 to 338 are those of determining a decoded value. In step 336, $PM(M_{m1}, 1) \geq 2^{n_1-2}$ is judged to be satisfied, and if it is judged to be so, then 1 is inserted into $a_0'(j)$ (step 337), while if $PM(M_{m1}, 1) < 2^{n_1-2}$ is judged to be satisfied, then 0 is inserted into $a_0'(j)$ (step 338). Further, in step 339 $j = j+1$ is set. Successively, there will be described steps 340 to 342 to execute the processing of shifting the path memory. This is to execute the identical processing to that of steps 327 to 329. More specifically, an equation $PM(m, it) = PM(m, it+1)$ is executed (step 342) in the range of $0 \leq m \leq 2^{n_1-1}-1$ (step 340) and in the range of $1 \leq it \leq t-1$ (step 341). Further, $t = t-1$ is set (step 343), and the processing is terminated.

Successively, in step 344 (illustrated in FIG.3a) $i = i+1$ is set, and $i > n$ is judged to be satisfied (step 345). If $i \leq n$ is judged to be satisfied, then the processing of from step 302 are repeated, while if $i > n$ is judged, then the processing advances to step 346 to evaluate a maximum likeli-

hood metric. The evaluation of the maximum likelihood metric is done in the same manner as the processing of from step 332 to step 335 (illustrated in FIG.3e).

Successively, there will exemplarily be described the operation of the procedure 4 to determine the decoded value with reference to the flowchart of FIG.3f. Within the range of $j \leq n$ (step 347), $PM(M_{m1}, it) \geq 2^{n1-2}$ is judged to be satisfied (step 348). In this case, it varies in the range of $1 \leq it \leq n-(j-1)$ with respect to j at the time of starting of the procedure 4. If $PM(M_{m1}, it) \geq 2^{n1-2}$ is judged to be satisfied, then 1 is inserted into $a0'(j)$ (step 349), while if $PM(M_{m1}, it) < 2^{n1-2}$ is judged to be satisfied, then 0 is inserted into $a0'(j)$ (step 350). Further, $j=j+1$, $it=it+1$ are set (step 351), and the processing returns to step 347. If $j > n$ is thereupon judged, then the processing is terminated. Further, in step 352 (illustrated in FIG.3a), $a0'(1)$, ..., $a0'(n)$ are outputted and the processing is terminated.

The state monitoring part 22 comprises an overflow signal identifying part for judging whether or not the overflow signal S21b is inputted, and a switching instruction signal output part for monitoring the overflow signal S21b and outputting a switching instruction signal S22. In the following, there will exemplarily be described the operation of the state monitoring part 22 with reference to the flowchart of FIG.4.

In the first place, 1 is substituted for i for initialization (step 401). Then, it is judged whether or not the overflow signal S21b is inputted from the error correcting/decoding part 21 (step 402), and if the overflow signal S21b is judged to be inputted, then a counter NOVF for the overflow signal S21b is incremented by +1 (step 403), and in step 404 the same processing is repeated until $i > n$ is judged to be satisfied. If $i > n$ is judged in step 404, then a set value which has been preset is compared with the counter NOVF (step 405). If the contents in the counter NOVF are judged to be greater than the set value, then 1 is inserted into the switching instruction signal EDF and a switching instruction signal EDF is outputted (step 406), and otherwise 0 is inserted into the switching instruction signal EDF which is in turn outputted (step 407) to terminate the processing.

The switching part 23 comprises a data input part for receiving the decoded signal S21a and the switching instruction signal S11, a decoded signal output part for outputting the decoded signal S21a, and a set value output part for outputting the set number of errors and the set error rate. Successively, there will exemplarily be described the operation of the switching part 23 constructed as above with reference to the flowchart of FIG.5. First, the decoded signal S21a is inputted in the format of $a0'(1)$, ..., $a0'(n)$, and the switching in-

struction signal S22 EDF is inputted (step 501), and the foregoing switching instruction signal S22EDF satisfies $EDF=1$ (step 502). With $EDF=0$, the input decoded signal S21a is outputted intactly (step 503), while with $EDF=1$, there are outputted the number of errors and the bit error rate, which have been preset to between 0 and 50%, respectively (step 504).

The re-encoding part 24 possesses the identical construction to that of the error correcting/encoding part 11, and is assumed to be means for re-encoding an input signal with the aid of the same encoding means as the error correcting/encoding part 11.

The delay part 26 comprises a delay counter initial value input part for inputting an initial value of the delay counter; a counter part for executing delay operation with the aid of a counter; and a signal output part for outputting the reception signal S20. There will exemplarily be described the operation of the delay part 26 with reference to the block diagram illustrating the detailed function of FIG.6a and to the flowchart of FIG.6b.

In the first place, the reception signal S20 is inputted (step 601). Then, there is outputted a counter value which has been preset and corresponds to the time to be delayed this time (step 602), and the counter value is started (603). The counter value is a value to delay the reception signal S20 inputted into the delay part 26 by the time during which the reception signal S20 is processed through the error correcting/decoding part 20, the state monitoring part 22, the switching part 23, the re-encoding part 24, and the comparator part 25. Then, a clock signal is inputted (step 604), and the counter value is decremented only by one each time the clock signal is inputted (step 605). This repeated until the counter value gets 0 (zero) for execution of steps 604 and 605 (step 606). In step 606, if the counter value is judged to be 0 (zero), then the counter part issues a control signal (step 607) to output the reception signal S20 (step 608), and the processing is terminated.

The comparator part 25 comprises a bit comparator part for comparing the delayed reception signal S26 and the re-encoded signal S24 with each other for every bit, and bit error rate evaluation part for evaluating the error rate S25. Successively, there will exemplarily be described the operation of the comparator part 25 with reference to the flowcharts of FIG.7a and 7b. A data format when the delayed reception signal S26 is inputted is assumed to be

$a1'(1)$, $a2'(1)$, ..., $a1'(n)$, $a2'(n)$,

and a data format when the re-encoded signal S24 is inputted is assumed to be

$a1''(1), a2''(1), \dots, a1''(n), a2''(n).$

First, 1 is inserted into i (step 701). Then, $a1'(i)$ and $a1''(i)$ are inputted (step 702), and $a1'(i) = a1''(i)$ is judged to be satisfied (step 703). If $a1'(i) \neq a1''(i)$ is judged to be satisfied, then $NERR = NERR + 1$ is executed (step 704) and step 705 is executed, while if $a1'(i) = a1''(i)$ is judged to be satisfied, then no processing is executed and step 705 is executed.

Successively, $a2'(i)$ and $a2''(i)$ are inputted (step 705), and $a2'(i) = a2''(i)$ is judged to be satisfied (step 706). If $a2'(i) \neq a2''(i)$ is judged to be satisfied, then $NERR = NERR + 1$ is executed (step 707) to execute step 708, while if $a2'(i) = a2''(i)$ is judged to be satisfied, then no processing is executed and step 708 is executed. Further, $i = i + 1$ is executed (step 708), and $n \leq i$ is judged to be satisfied in step 709. Herein, if $i \leq n$ is judged to be satisfied, then the processing from step 702 to step 708 is repeated, while if $i > n$ is judged, then the bit error rate RERR is evaluated by dividing the number of errors NERR by a number yielded doubling n in step 710. Further, the number of errors NERR and the bit error rate RERR are outputted (step 711), and 0 (zero) is inserted into the number of errors NERR (step 712).

Successively, there will be described a second embodiment of the bit error counter device.

Referring to FIG.8, there is schematically illustrated the function of a bit error counter device of the second embodiment of the present invention in the form of a block diagram. The bit error counter device is to be provided on the transmitter apparatus 10 and on the receiver apparatus 20 in the transmitter/receiver equipment used in digital communication as described in the first embodiment.

The transmitter apparatus 10 comprises:

an error detecting code evaluating part 27 for receiving an original signal S10 and outputting an evaluation result S27 of an error detecting code, and

an error correcting/encoding part 11 for receiving the foregoing evaluation result S27 of the error detecting code and outputting a transmission signal S11.

The receiver apparatus 20 comprises:

an error correcting/decoding part 21 for receiving a reception signal S20 and outputting a decoded signal S21a,

an error detector part 28 for receiving the decoded signal S21a and outputting a decoded signal S28a and an error detecting signal S28b,

a switching part 23 for receiving the decoded signal S28a and the error detecting signal S28b, and outputting the decoded signal S28a and the bit error rate S23a,

a re-encoding part 24 for receiving the decoded signal S28a and outputting a re-encoded signal S24,

a delay part 26 for receiving the reception signal S20 and outputting a delayed reception signal S26, and

a comparator part 25 for receiving the delayed reception signal S26 and the re-encoded signal S24, and outputting the bit error rate S25.

In the following, there will be exemplarily described the construction and operation of device detailed portions with reference to the flowcharts.

There will first be described the transmitter apparatus 10.

The error detection code evaluating part 27 of the transmitter apparatus 10 comprises a bit selection part for selecting most significant m bits from the input signal, and an encoding part for calculating an equation

$$V(x) \cdot x^k / G_{\text{crc}}(x) = Q(x) + B(x) / G_{\text{crc}}(x),$$

and evaluating a remainder polynomial $B(x)$. Successively, there will exemplarily be described the operation of the error detecting code evaluating part 27 with reference to the flowchart of FIG.9.

The format of the input signal is herein assumed to be

$a0(1), a0(2), \dots, a0(n-k),$

and the format of the output signal is assumed to be

$a0(1), a0(2), \dots, a0(n-k), \dots, a0(n).$

It should be noticed that the present embodiment is desired to correspond the standard specification of IS54 of US.TIA, so that $m = 12$, $k = 7$, and $n = 89$ are herein employed. In the first place, the original signal S10 is inputted in the format of $a0(1), a0(2), \dots, a0(n-k)$ (step 901). Most significant m bits are selected from the input signal, and inserted into the data format of

$$V(1), V(2), \dots, V(m) \quad (n-k) \geq m$$

(step 902). Then, $V(1), V(2), \dots, V(m)$ yielded in step 902 are used to calculate

$V(x) \cdot x^k / G_{\text{crc}}(x) = Q(x) + B(x) / G_{\text{crc}}(x)$ for evaluation of the remainder polynomial $B(x)$. It is herein assumed that $G_{\text{crc}}(x)$ is a generating polynomial, and $Q(x)$ is a division polynomial, and that the following equations

$$V(x) = V(1) \cdot x^{11} + V(2) \cdot x^{10} + \dots + V(12) \cdot x^0$$

$$G_{\text{crc}}(x) = x^7 + x^5 + x^4 + x^2 + x + 1$$

$$B(x) = V(m+1) \cdot x^6 + V(m+2) \cdot x^5 + \dots + V(m+k) \cdot x^0$$

are used in the case where those equations are desirous to be fitted to the standard specification of IS54 of US.TIA (step 903).

Coefficients of $B(x)$ so obtained

$V(m+1), V(m+2), \dots, V(m+k)$

are inserted into

$a_0(n-k), a_0(n-k-1), \dots, a_0(n)$ (step 903).

A result S27 of evaluation of the error detecting code is outputted in a format

$a_0(1), a_0(2), \dots, a_0(n-k), \dots, a_0(n)$ (step 904).

The error correcting/encoding part 11 executes the processing described in the first embodiment of the bit error counter device of the present invention, and receives the result 27 of evaluation of the error detecting code and outputs the transmitting signal S11.

Successively, there will be described the receiver apparatus 20.

The format on the operation of the error correcting/decoding part 21 is yielded by eliminating step 316 to 318 in the flowchart in FIG.3c in the first embodiment of the bit error counter device according to the present invention, and eliminating steps 319 and 320, and the steps 2 and 3 in the flowchart in FIG.3a. The operation is identical to that illustrated in the flowchart of the first embodiment of the bit error counter device of the present invention.

There will be described the error detector part 28.

The error detector part 28 of the receiver apparatus 20 comprises a bit selector part for selecting the most important m bits from the input signal, which part is analogous to the error detecting code evaluating part 27, and encoder part for calculating an equation

$$V'(x) \cdot x^k / G_{\text{crc}}(x) = Q'(x) + B'(x) / G_{\text{crc}}(x),$$

and evaluates a remainder $B'(x)$, which part is analogous to the error detecting code evaluating part 27, and an error detecting signal generator part for comparing coefficients of calculated $B'(x)$ and part of the input signal with each other and generating an error detecting signal EDF. In succession, there will exemplarily be described the operation of the error detector part 28 with reference to the flowcharts of FIGs.10 and 11.

It is assumed that the input signal has a format given below

$a_0'(1), a_0'(2), \dots, a_0'(n-k), \dots, a_0'(n),$

and further $EDF' = 1$ or $EDF' = 0$ is given.

A processing method is identical to that in the error detecting code evaluating part 27, i.e., in which method the decoded signal S21a is inputted in the format of $a_0'(1), \dots, a_0'(n)$ (step 111), the most important m bits are selected from the input signal and are inserted into $V'(1), \dots, V'(m)$ (step 112), and the remainder polynomial $B'(x)$ is evaluated (step 113). More specifically, 0 is first inserted into EDF' (step 114), and if $i \leq k$ holds, then steps 116 and 117 are repeated (step 115). If $i \leq k$ is judged to hold in step 115, then an equation

$$V'(m+i) = a_0'(n-k+i)$$

is judged (step 116) with respect to the coefficients of the remainder polynomial $B'(x)$ yielded in step 113

$V'(m+1), \dots, V'(m+k)$
and $a_0'(n-k+1), \dots, a_0'(n)$

of the input decoded signal S21a, and if there is existent any error, then the error detecting signal $EDF' = 1$ is set (step 117). Without any error, the processing returns to step 115, and the identical processing is repeated. The initial value of i is 1 and is incremented by +1 each time the processing of step 115 is executed. If no error is detected after a number of the processings of step 115 have been completed, then the decoded signal S28a and the error detecting signal are outputted in the following format:

$a_0'(1), \dots, a_0'(n)$ and $EDF' = 0;$

while if any error is detected, then the same signals are outputted in the following format;

$a_0'(1), \dots, a_0'(n)$ and $EDF' = 1.$

The switching part 23, re-encoding part 24, delay part 26, and comparator part 25 employ identical processing methods to those used in the first embodiment, respectively.

In what follows, there will be described a first embodiment of a signal identifier device according to the present invention.

Referring to FIG.12, there is schematically illustrated in the form of a block diagram the function of a signal identifier device of the first embodiment of the present invention. The signal identifier device is set to be provided in a receiver apparatus of transmitter/receiver equipment for use in digital communication, the receiver apparatus being interconnected with a transmitter apparatus of the transmit-

ter/receiver equipment through wire or radio means.

In the following, only the reception side will be described without any mention to the transmission side.

The receiver apparatus is divided into a speech signal processor part, a control signal processor part, and a signal identifier part as processing steps.

The speech signal processor part comprises:

an error correcting/decoding part 29 for receiving a reception signal S20 and outputting a decoded signal S29;

an error detector part 28 for receiving the decoded signal S29 and outputting an error detecting signal S28b;

a re-encoding part 24 for receiving the decoded signal S29 and outputting a re-encoding signal S24;

a delay part 26 for receiving the reception signal S20, and delaying the reception signal S20 by the time during which the reception signal S20 is received by the error correcting/decoding part 29 is processed by the error detector part 28 and the re-encoding part 24 and outputting a delayed reception signal S26; and

a comparator part 25 for receiving the delayed reception signal S26 and the re-encoding signal S24 and outputting the number of errors S25,

the control correcting/decoding part 1201 for receiving the reception signal S1201 and outputting a decoded signal S1201;

an error detector part 1202 for receiving the decoded signal S1201 and outputting an error detecting signal S1202;

a re-encoding part 1203 for receiving the decoded signal S1201 and outputting a re-encoding signal S1203;

a delay part 1204 for receiving the reception signal S20, and delaying the reception signal S20 by the time during which the reception signal S20 received by the error correcting/decoding part 1201 is processed by the error detector part 1202 and the re-encoding part 1203 and outputting a delayed reception signal S1204, and

a comparator part 1205 for receiving the delayed reception signal S1204 and the re-encoding signal S1203 and outputting the number of errors S1205.

The signal identifier part comprises:

means for inputting the error detecting signal S28b, the decoded signal S29, and the number of errors S25 from the speech signal processor part and further inputting the error detecting signal S1202, the decoded signal S1201, and the number of errors S1205 from the control signal processor part; means for judging whether the reception signal S20 is

a speech signal or a control signal; and means for outputting an identification signal, a decoded signal, and the number of errors.

Successively, there will be exemplarily described the detailed constructions or operations of the respective devices.

In the first place, there will be described the speech signal processor part.

An error correcting/decoding part 29, an error detector part 28, a re-encoding part 24, a comparator part 25, and a delay part 26 in the speech signal processor part are constructed and operated in the same manner as in the second embodiment of the bit error counter device.

Successively, there will be described the control signal processor part.

An error correcting/decoding part 1201 in the control signal processor part is operated substantially in the same manner as in the flowcharts each illustrated in FIGs.3a, 3b, 3c, 3d, 3e, and 3f described in the first embodiment of the bit error counter device of the present invention. The following description is only for operations different from those illustrated in the just-mentioned flowcharts. A format of an input signal is assumed to be

$a1'(i), a2'(i), a3'(i), a4'(i),$

with $1 \leq i \leq n$ $n=65$, and $n1$ =restriction length. First in step 301, there are inserted 1 into i , 2 into t , 0 into $S2(im)$ within the range of $0 \leq im \leq 2^{n1}-1$, 0 into j , and im into $PM(im)$ with the range of $0 \leq im \leq 2^{n1}-1$. Further, in step 302, $a1'(i)$, $a2'(i)$, $a3'(i)$, and $a4'(i)$ are inputted, and in step 305 (illustrated in FIG.3b), the following equations are calculated.

$$\begin{aligned} x &= a1'(i) \oplus b1(m, k0) + a2'(i) \oplus b2(m, k0) \\ &+ a3'(i) \oplus b3(m, k0) + a4'(i) \oplus b4(m, k0) \\ y &= a1'(i) \oplus b1(m, k1) + a2'(i) \oplus b2(m, k1) \\ &+ a3'(i) \oplus b3(m, k1) + a4'(i) \oplus b4(m, k1) \end{aligned}$$

Operations other than those described above are identical to that illustrated in the flowchart of FIG.3b.

The error detector part 1202 comprises a data input part for inputting data, an encoding part for evaluating an equation

$$A(x) \cdot x^{16} / G_{\text{crc}}'(x) = Q''(x) + B''(x) / G_{\text{crc}}'(x),$$

and further evaluating a remainder polynomial $B''(x)$, and an error detecting signal generator part for comparing the coefficients of the evaluated $B''(x)$ and part of the input signal, and generating an error detecting signal EDF. Successively, there will exemplarily be described the operation of the error detector part 1202 with reference to the flowchart of FIG.15.

It is herein assumed that the format of the input signal is

$a0'(1), \dots, a0'(n-k), \dots, a0'(n),$

and the format of the output signal is

$a0'(1), \dots, a0'(n-k), \dots, a0'(n),$

and further $EDF = 1$ or $EDF = 0$.

In procedure 1501, $a0'(1), \dots, a0'(n-k)$ are inputted, and in step 1502, an equation

$$A(x) \cdot x^{16}/G_{crc}'(x) = Q''(x) + B''(x)/G_{crc}'(x)$$

is calculated. The generating polynomial $G_{crc}'(x)$ is assumed to take the form of $X^{16} + x^{12} + x^5 + 1$. Then, 0 is inserted into the error detecting signal EDF (step 1503), and $a0'(n-k+iw+rk) = a0''(n-k+iwrk)$ is judged (step 1505) within the range of $1 \leq iwrk \leq k$ (step 1503). $a0''(n-k+1), \dots, a0''(n)$ are coefficients of the remainder polynomial $B''(x)$. If $a0'(n-k+iwrk) \neq a0''(n-k+iwrk)$ is judged to hold, then 1 is inserted into the error detecting signal EDF (step 1506) and the processing advances to step 1504, while if $a0'(n-k+iwrk) = a0''(n-k+iwrk)$ is judged, then the processing advances directly to step 1504. Further, if $iwrk > k$ is judged in step 1504, then the processing is completed.

The re-encoding part 1203 is means for re-encoding a control signal (FACCH signal for example), and comprises an initializing part for initializing a calculation region for convolution-encoding of the input decoded part for convolution-encoding the input decoded signal S1201 and outputting the re-encoding signal S1203. Successively, there will exemplarily be described the operation of the re-encoding part 1203 with reference to the flowchart of FIG.13.

The data format of the input signal is herein assumed to be

$a0'(1), a0'(2), \dots, a0'(n),$

and the data format of the output signal is assumed to be

$a1''(1), a2''(1), a3''(1), a4''(1),$
 $\dots, a1''(n), a2''(n), a3''(n), a4''(n).$

In the first place, there is inserted $a0(1)$ into $a0-(n+1)$, $a0(2)$ into $a0(n+2)$, $a0(3)$ into $a0(n+3)$, $a0(4)$ into $a0(n+4)$, and $a0(5)$ into $a0(n+5)$ (step 1301). Further, within the range of $6 \leq iwk \leq n+5$ (step 1302) step 1303 is repeated, and if $iwk > n+5$ is judged to hold in step 1302, then the processing is completed. In step 1303, $a0(iwk)$ is inputted, and

the following equations:

$$a1(iwk) = a0(iwk) \oplus a0(iwk-1) \oplus a0(iwk-3) \oplus a0(iwk-4) \oplus a0(iwk-5)$$

$$a2(iwk) = a0(iwk) \oplus a0(iwk-1) \oplus a0(iwk-2) \oplus a0(iwk-5)$$

$$a3(iwk) = a0(iwk) \oplus a0(iwk-1) \oplus a0(iwk-2) \oplus a0(iwk-3) \oplus a0(iwk-5)$$

$$a4(iwk) = a0(iwk) \oplus a0(iwk-2) \oplus a0(iwk-4) \oplus a0(iwk-5)$$

are calculated and $a1(iwk)$, $a2(iwk)$, $a3(iwk)$, and $a4(iwk)$ are outputted. Thereafter, iwk is incremented by +1, and the processing advances to step 1302, and if $iwk > n+5$ is judged to hold, then the processing is completed.

The delay part 1204 and the comparator part 1205 are constructed identically to the delay part 26 and the comparator part 25 in the speech signal processor part, and hence are operated similarly thereto excepting a fact that a data length in concern is different from the latter.

Successively, there will be described the signal identifier part 1206.

The signal processor part 1206 comprises a data input part for receiving error detecting signals, the number of errors, and decoded signals, each of which are outputted from both of the speech signal processor part and the control signal processor part, an input signal judging part for judging whether a reception signal is a speech signal or a control signal, and an output part for outputting an identification signal that indicates each of the judgment, a decoded signal, and the number of errors. There will be described the operation of the signal identifier part 1206 with reference to the flowchart of FIG.14.

First, there will be described two general processing steps in the signal identifier part 1206.

In the first processing, if the error detecting signal S28b is judged to be correct, the number of errors S25 is judged to be larger than the set value 1, the error detecting signal S1202 is judged to be correct, the number of errors S1205 is judged to be larger than the set value 3, and the number of errors S25 is judged to be larger than the number of errors S1205, then there are outputted a FACCH signal as an identification signal S1206a, a decoded signal S1201 as a decoded signal S1206b, and the number of errors S1205 as the number of errors S1206c.

In the second processing, if the error detecting signal S28b is judged to be false, and the number of errors S25 is judged to be smaller than the set value 2, then there are outputted a speech signal as the identification signal S1206a, a decoded signal S29 as the decoded signal S1206b, and the number of errors S25 as the number of errors

S1206c.

Successively, there will be described a detailed processing step of the signal identifier part 1206. There are first inputted an error detecting signal S25, a decoded signal S29, and an error detecting signal S28b each outputted from the speech signal processor part 1206, and an error detecting signal S1205, a decoded signal S1201, and an error detecting signal S1202 each outputted from the control signal processor part (step 1401). Then, the error detecting signal S28b is judged whether it is correct or not (step 1402), and if it is correct, then the number of errors S25>the set value 1 is judged to hold (step 1403). If it is judged to be correct, then the error detecting signal S1202 is judged to be correct (step 1404), and if it is judged to be correct, then the number of errors S1205>the set value 3 is judged to hold (step 1405), while if the number of errors S1205>the set value 3 is judged to hold, then the number of errors S25>the number of errors S1205 is judged to hold (step 1407), and if the number of errors S25>the number of errors S1205 is judged to hold, then there are assumed the identification signal S1206a to be an FACCH signal, the decoded signal S1206b to be a decoded signal S1201, and the number of errors S1206c to be the number of errors S1205 (step 1408).

Further, if in step 1407 the number of errors S25≤the number of errors S1205 is judged to hold, then there are assumed the identification signal S1206a to be a speech signal, the decoded signal S1206b to be a decoded signal S29, and the number of errors S1206c to be the number of errors S25 (step 1410).

Further, if in step 1405 the number of errors S1205≤the set value 3 is judged to hold, then step 1408 is executed.

Further, if in step 1404, the error detecting signal S1202 is judged to be false, then the number of errors S1205<the set value 4 is judged whether it holds (step 1406), and if the number of errors S1205<the set value 4 is judged to hold, the step 1408 is executed while if the number of errors S1205≥the set value 4 is judged, then step 1407 is executed.

Further, if in step 1403 the number of errors S25≤the set value 1, then step 1410 is executed.

Further, if in step 1402 the error detecting signal S28b is judged to be false, then the number of errors S25<the set value 2 is judged (step 1409), and if the number of errors S25<the set value 2 is judged to hold, then step 1410 is executed while if the number of errors S25≥the set value 2 is judged to hold, then step 1404 is executed.

After the processing of step 1408 or 1410 is completed, there are outputted the identification signal S1206a, the decoded signal S1206b, and the

number of errors S1206c (step 1411), resulting in the completion of the processing. Each of the set values 1, 2, 3, and 4 is set with the aid of the maximum number of correctable errors as a reference in an error correcting code to be used. The set values 1 and 3 may be infinitive, and the set values 2 and 4 may be 0.

In the following, there will be described a second embodiment of the signal identifier device of the present invention.

Referring to FIG.16, there is illustrated in the form of a functional block diagram a second identifier device of the second embodiment of the signal identifier device of the present invention. The signal identifier device is to be provided in a receiver apparatus in transmitter/receiver equipment for use in digital communication, and is identical to the first embodiment of the signal identifier device of the present invention in view of a fact that a transmitter apparatus and the receiver apparatus are interconnected with each other through wire or radio means.

In the following, only a reception side will be described without any mention of a transmission side.

The receiver apparatus is divided into a speech signal processor part, a control signal processor part, and a signal identifier part.

The speech signal processor part comprises:

an error correcting/decoding part 21 for receiving a reception signal S20 and outputting a decoded signal S21a and an overflow signal S21b,

a state monitoring part 22 for receiving the overflow signal S21b and outputting a switching instruction signal S22,

a switching part 23 for receiving the switching instruction signal S22 and the decoded signal S21a, and outputting the switching instruction signal S22 and the decoded signal S21a,

a re-encoding part 24 for receiving the decoded signal S21a outputted from the switching part 23, and outputting a re-encoding signal S24,

A delay part 26 for receiving the reception signal S20, and delaying the reception signal S20 by the time during which the reception signal S20 is processed by the state monitoring part 22, the switching part 24 and outputting a delayed reception signal S26, and

a comparator part 25 for receiving the delayed reception signal S26 and the re-encoding signal S24, and outputting the number of errors S25,

the control signal processor part comprises:

an error correcting/decoding part 1201 for receiving a reception signal S20, and outputting a decoded signal S1201 and an overflow signal S1201a,

a state monitoring part 1207 for receiving the

overflow signal S1201a, and outputting a switching instruction signal S1207,

a switching part 1208 for receiving the switching instruction signal S1207 and the decoded signal S1201, and outputting the switching instruction signal S1207 and the decoded signal S1201.

a re-encoding part 1203 for receiving the decoded signal S1201 outputted from the switching part S20, and outputting a re-encoding signal S1203,

a delay part for receiving the reception signal S20, and delaying the reception signal S20 by the time during which the reception signal inputted into the error correcting/decoding part 1201 is processed by the state monitoring part 1207, the switching part 1208, and the re-encoding part 1203, and outputting a delayed reception signal S1204, and

a comparator part 1205 for receiving the delayed reception signal S1204 and the re-encoding signal S1203, and outputting the number of errors S1205,

the signal identifier part comprises:

means for inputting the switching instruction signal S22, the decoded signal S21a, and the number of errors S25 from the speech signal processor part and further inputting the switching instruction signal S1207, the decoded signal S1201, and the number of errors S1205 from the control signal processor part,

means for judging whether the reception signal S20 is a speech signal or a control signal, and

means for outputting an identification signal, a decoded signal, and the number of errors as a result of the judgment.

Successively, there will exemplarily be described the construction or operation of each detailed device portion.

First, there will be described the speech signal processor part.

The error correcting/decoding part 21, state monitoring part 22, re-encoding part 24, comparator part 25, and delay part 26 in the speech signal processor part are constructed identically to those disclosed in the second embodiment of the hit error counter device, and hence identical operations are assumed. There will exemplarily be described the operation of the switching part 23 with reference to the flowchart of FIG.17. The switching part 23 executes steps 501 and 503 (illustrated in FIG.5), and judges whether or not $EDF=1$ holds in step 502 (illustrated in FIG.5). If $EDF=0$ is judged to hold, then it outputs $EDF=0$ (step 1701), while if $EDF=1$ is judged to hold, then it outputs $EDF=1$ (step 1702), and the processing is completed.

Successively, there will be described the control signal processor part.

An error correcting/decoding part 1201, a delay part 1204, a comparator part 1205, a re-encoding part 1203, and a state monitoring part 1207 in the control signal processor part are constructed identically to those described in the first embodiment of the signal identifier device of the present invention, and hence are operated similarly to the latter excepting a fact that a data length in concern is different from the latter.

There will be exemplarily described the operation of the switching part 1208 with reference to the flowchart of FIG.17. The switching part 1208 executes steps 501 and 503 (illustrated in FIG.5), and it judges in step 502 $EDF=1$ or not (illustrated in FIG.5). If $EDF=0$ is judged to hold, then $EDF=0$ is outputted (step 1701), while $EDF=1$ is judged to hold, then $EDF=1$ is outputted (step 1702), and the processing is completed.

Successively, there will be described the signal identifier part 1206 is constructed identically to the signal identifier part disclosed in the first embodiment of the signal identifier device of the present invention, and each switching instruction signal is inputted instead of each error detecting signal followed by the identical operation to the latter.

INDUSTRIAL APPLICABILITY

The bit error identifying method and device according to the present invention is suitable as disclosed above for use in land mobile communication such as cordless telephones, mobile telephones, portable telephones, pocket bells, simple land radio telephones, and teleterminal system, maritime mobile communication such as ship telephones and maritime satellite communication, or aircraft mobile communication such as aircraft public stations.

Additionally, the method and device are suitable for use in radio mobile communication used in varieties of public organizations, MCA land mobile radio communication systems, service self-management communication such as taxi radio, and particular small power radio stations.

Claims

1. A bit error counter device for use in transmitter/receiver equipment for digital communication between a transmission side and a reception side,
 - said transmitter equipment comprising:
 - initialization means for initializing a calculation region for convolution-encoding an input original signal; and
 - convolution-encoding means for receiving said original signal and outputting a transmission signal yielded by convolution-encoding

said original signal,

said receiver equipment comprising:

error correcting/decoding means for inputting a reception signal and outputting a decoded process of said reception signal and outputting an overflow signal responsibly to said decoded process;

state monitoring means for receiving said overflow signal and issuing a switching instruction signal only when said overflow signal is inputted;

switching means for receiving said switching instruction signal and said decoded signal, wherein the switching means outputs the bit error rate or the number of errors when said switching instruction signal is inputted, while the switching means outputs said decoded signal when said switching instruction signal is not inputted;

re-encoding means for receiving said decoded signal outputted from said switching means and outputting a reencoding signal for rendering said decoded signal to the same encoding as that of said reception signal; and

comparator means for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate and the number of errors.

2. A bit error counter device according to Claim 1 wherein said state monitoring means comprises:

overflow signal identifier means for judging whether or not said overflow signal is inputted; and

switching instruction signal output means for counting a counter when said overflow signal is judged to be inputted while outputting said switching instruction signal when said counter exceeds a predetermined value.

3. A bit error counter device according to Claim 1 wherein said re-encoding means comprises:

initializing means for initializing a calculation region to convolution encoding said input decoded signal; and

convolution-encoding means for receiving said decoded signal and outputting said re-encoded signal yielded by convolution-encoding said decoded signal.

4. A bit error counter device according to Claim 1 wherein said switching means comprises:

data input means for inputting said decoded signal and said switching instruction signal;

input signal judgment means for judging whether or not said switching instruction signal

is inputted;

decoded signal output means for outputting said decoded signal when said switching instruction signal is judged not to be inputted; and

set value output means for outputting the preset bit error rate and the preset number of errors when said switching instruction signal is inputted.

5. A bit error counter device according to Claim 4 wherein said state monitoring means for judging whether or not said overflow signal is inputted; and

switching instruction signal output means for counting a counter when said overflow signal is judged to be inputted and issuing said switching instruction signal when said counter exceeds a predetermined value.

6. A bit error counter device according to Claim 1 wherein said comparator means comprises:

bit comparator means for comparing a delayed reception signal and said encoded signal for each bit thereof; and

bit error rate evaluation means for evaluating said bit error rate.

7. A bit error counter device according to Claim 6 wherein said re-encoding means comprises:

initializing means for initializing a calculation region for convolution-encoding said input decoded signal; and

convolution-encoding means for receiving said decoded signal and outputting said re-encoded signal yielded by convolution-encoding said decoded signal.

8. A bit error counter device according to Claim 1 wherein said error correcting/decoding means comprises:

branch metric operation means for evaluating a branch metric value;

ACS operating means for evaluating a minimum or a maximum branch metric value in said evaluated branch metric;

write means for writing path information of the minimum or maximum branch metric value yielded by said ACS evaluating means; and

means for detecting an overflow of the path memory, and

outputting an overflow signal if the path memory overflows, evaluating a maximum likelihood metric, determining a decoded value, and shifting the path memory, while

executing path convergence if the path memory does not overflow, determining a decoded value, and shifting the path memory,

and

evaluating the maximum likelihood metric and determining a decoded value.

9. A bit error counter device according to Claim 8 wherein said re-encoding means comprises:
 - initializing means for initializing a calculation region to convolution-encoding said input decoded signal; and
 - convolution encoding means for receiving said decoded signal and outputting said re-encoded signal yielded by convolution-encoding said decoded signal.
10. A bit error counter device according to Claim 9 wherein said comparator means comprises:
 - bit comparator means for comparing the delayed reception signal and said re-encoded signal for each bit thereof; and
 - bit error rate evaluating means for evaluating said bit error rate.
11. A bit error counter device according to Claim 1 wherein there is provided as said means for delaying the reception signal delay means for inputting the reception signal and delaying the reception signal by the time during which the reception signal is processed through said error correcting/decoding means, said state monitoring means, said switching means, and said reencoding means.
12. A bit error counter device according to Claim 11 wherein said state monitoring means comprises:
 - overflow signal identifier means for judging whether or not said overflow signal is inputted; and
 - switching instruction signal output means for counting the counter when said overflow signal is judged to be inputted, and outputting said switching instruction signal when said counter exceeds a predetermined value.
13. A bit error counter device according to Claim 11 wherein said reencoding means comprises:
 - initializing means for initializing a calculation region for convolution-encoding said input decoded signal; and
 - convolution-encoding means for receiving said decoded signal and outputting said re-encoded signal yielded by convolution-encoding said decoded signal.
14. A bit error counter device according to Claim 11 wherein said switching means comprises:
 - data input means for inputting said decoded signal and said switching instruction sig-

nal;

input signal judging means for judging whether or not said switching instruction signal is inputted;

decoded signal output means for outputting said decoded signal when said switching instruction signal is judged not to be inputted; and

preset value output means for outputting the preset bit error rate and the preset number of errors when said switching instruction signal is judged to be inputted.

15. A bit error counter device according to Claim 14 wherein said state monitoring means comprises:
 - overflow signal identifier means for judging whether or not said overflow signal is inputted; and
 - switching instruction signal output means for counting the counter when said overflow signal is judged to be inputted, and outputting said switching instruction signal when said counter exceeds a predetermined value.
16. A bit error counter device according to Claim 11 wherein said comparator means comprises:
 - bit comparator means for comparing the delayed reception signal and said re-encoded signal with each other for each bit thereof; and
 - bit error rate evaluating means for evaluating said bit error rate.
17. A bit error counter device according to Claim 16 wherein said re-encoding means comprises:
 - initializing means for initializing a calculation region for convolution-encoding said input decoded signal; and
 - convolution-encoding means for receiving said decoded signal and outputting said re-encoded signal yielded by convolution-encoding said decoded signal.
18. A bit error counter device according to Claim 11 wherein said error correcting/decoding means comprises:
 - branch metric evaluating means for evaluating a branch metric;
 - ACS evaluating means for evaluating a minimum or a maximum branch metric in said evaluated branch metric;
 - path information writing means for the minimum or maximum branch metric yielded by said ACS evaluating means; and
 - means for detecting an overflow of the path memory,
 - outputting an overflow signal when the path memory overflows, evaluating a maximum like-

likelihood metric value, determining a decoded value, and shifting the path memory,

executing path convergence when the path memory does not overflow, determining a decoded value, and shifting the path memory, and

evaluating the maximum likelihood metric value and determining the decoded value.

19. A bit error counter device according to Claim 18 wherein said re-encoding means comprises:
 - initializing means for initializing a calculation region for convolution-encoding the input decoded signal; and
 - convolution-encoding means for receiving the decoded signal and outputting the re-encoded signal yielded by convolution-encoding the decoded signal.
20. A bit error counter device according to Claim 19 wherein said comparator means comprises:
 - bit comparator means for comparing the delayed reception signal and the re-encoded signal for each bit thereof; and
 - bit error rate evaluating means for evaluating the bit error rate.
21. A bit error counter device in transmitter/receiver equipment for digital communication between a transmission side and a reception side,
 - said transmitter equipment including:
 - error detecting code evaluating means for receiving an original signal, and evaluating an error detecting code from said original signal and outputting an evaluation result of the error detecting code;
 - error correcting/encoding means composed of initializing means for initializing a calculation region for convolution-encoding the input original signal, and of convolution-encoding means for receiving the original signal and outputting the transmission signal yielded by convolution-encoding the original signal,
 - said receiver equipment including:
 - error correcting/decoding means for receiving a reception signal and outputting a decoded signal;
 - error detector means for receiving said decoded signal, and decoding the error detecting code and outputting a decoded signal, and further outputting an error detecting signal when any error is detected;
 - switching means for receiving said decoded signal and said error detecting signal, and outputting the bit error rate or the number of errors when said error detecting signal is inputted while outputting said decoded signal

when said error detecting signal is not inputted;

re-encoding means for receiving the decoded signal outputted from said switching means and outputting a re-encoding signal with which said decoded signal is rendered to the same encoding as that for the reception signal; and

comparator means for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate or the number of errors.

22. A bit error counter device according to Claim 21 wherein said error detecting code evaluating means comprises:
 - selector means for selecting the predetermined number of bits from the most significant bit of the original signal; and
 - encoding means for evaluating a remainder polynomial.
23. A bit error counter device according to Claim 22 wherein said error detector means comprises:
 - selector means for selecting the predetermined number of bits from the most significant bits of said decoded signal;
 - encoding means for evaluating a remainder polynomial; and
 - error detecting signal generator means for comparing said remainder polynomial and part of the input signal and outputting said error detecting signal.
24. A bit error counter device according to Claim 22 wherein said switching means comprises:
 - data input means for inputting said decoded signal and said error detecting signal;
 - input signal judging means for judging whether or not said error detecting signal is inputted;
 - decoded signal output means for outputting said decoded signal when said error detecting signal is judged not to be inputted; and
 - set value output means for outputting the preset bit error rate and the preset number of errors when said error detecting signal is judged to be inputted.
25. A bit error counter device according to Claim 22 wherein said comparator means comprises:
 - bit comparator means for comparing a delayed reception signal and said re-encoded signal for each bit thereof; and
 - bit error rate evaluating means for evaluating the bit error rate.

26. A bit error counter device according to Claim 22 wherein there is provided as said means for delaying said reception signal delay means for receiving said reception signal and delaying said reception signal by the time during which said reception signal is processed by said error correcting/decoding means, said error detector means, said switching means; and said re-encoding means.
27. A bit error counter device according to Claim 26 wherein said error detector means comprises:
- selector means for selecting the predetermined number of bits from the most significant bits of said decoded signal;
 - encoding means for evaluating a remainder polynomial; and
 - error detecting signal generator means for comparing said remainder polynomial and part of the input signal with each other, and outputting said error detecting signal.
28. A bit error counter device according to Claim 26 wherein said switching means comprising:
- data input means for inputting said decoded signal and said error detecting signal;
 - input signal judging means for judging whether or not said error detecting signal is inputted;
 - decoded signal output means for outputting said decoded signal when said error detecting signal is judged not to be inputted; and
 - set value output means for outputting the preset bit error rate and the preset number of errors when said error detecting signal is judged to be inputted.
29. A bit error counter device according to Claim 26 wherein said comparator means comprises:
- bit comparator means for comparing the delayed reception signal and said re-encoded signal for each bit thereof; and
 - bit error rate evaluating means for evaluating said bit error rate.
30. A signal identifier device provided in a receiver apparatus in transmitter/receiver apparatus for use in digital communication,
- said device comprising:
 - speech signal processor means;
 - control signal processor means; and
 - signal identifier means;
 - said speech signal processor means including:
 - error correcting/decoding means for receiving a reception signal and outputting a decoded signal;

error detector means for receiving said decoded signal and outputting an error detecting signal;

re-encoding means for receiving said decoded signal, and executing encoding for use in the transmitter apparatus to said decoded signal and outputting a reencoded signal; and

comparator means for receiving the delayed reception signal and said re-encoded signal and outputting the number of errors,

said control signal processor means including:

error correcting/decoding means for receiving a reception signal and outputting a decoded signal;

error detector means for receiving said decoded signal and outputting an error detecting signal;

re-encoding means for receiving said decoded signal, and executing said decoded signal, and executing encoding for use in the transmitter apparatus to said decoded signal;

comparator means for receiving the delayed reception signal and said re-encoded signal and outputting the number of errors; and

comparator means for receiving said delayed reception signal and said re-encoded signal and outputting the number of errors,

said signal identifier means including:

means for inputting said error detecting signal, said decoded signal, and said number of errors from said speech signal processor means;

means for judging whether said reception signal is a speech signal or a control signal; and

means for outputting an identification signal, the decoded signal, and the number of errors.

31. A signal identifier device according to Claim 30 wherein there is provided as means for receiving said reception signal and delaying said reception signal delay means for delaying said reception signal by the time during which said reception signal is processed by said error correcting/decoding means, said state monitoring means, said switching means, and said re-encoding means.

32. A signal identifier device provided in a receiver apparatus of transmitter/receiver equipment for use in digital communication, said device comprising:

speech signal processor means;

control signal processor means; and

signal identifier means,

said speech signal processor means in-

cluding:

error correcting/decoding means for inputting a reception signal, and outputting a decoded signal, and further monitoring the process of decoding of said reception signal and outputting an overflow signal responsibly to the process of decoding;

state monitoring means for receiving said overflow signal and issuing a switching instruction signal only when said overflow signal is inputted;

switching means for receiving said switching instruction signal and said decoded signal, and outputting said switching instruction signal when said switching instruction signal is inputted while outputting said decoded signal when said switching instruction signal is not inputted;

re-encoding means for receiving said decoded signal outputted from said switching means and outputting a re-encoding signal for executing the same encoding as that of said reception signal to said decoded signal; and

comparator means for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate or the number of bit errors,

said control signal processor means including:

error correcting/decoding means for receiving a reception signal and outputting a decoded signal, wherein the error correcting/decoding means monitors the process of decoding of said reception signal, while the error correcting/decoding means outputs an overflow signal responsibly to the process of decoding;

state monitoring means for receiving said overflow signal and issuing a switching instruction signal only when said overflow signal is inputted;

switching means for receiving said switching instruction signal and said decoded signal, and outputting said switching instruction signal when said switching instruction signal is inputted while outputting said decoded signal when said switching instruction signal is not inputted;

re-encoding means for receiving said decoded signal outputted from said switching means, and outputting a re-encoding signal for executing the same encoding as that of said reception signal to said decoded signal; and

comparator means for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate or the number of errors,

said signal identifier means including:

means for inputting said error signal, said decoded signal, and said number of errors

from said speech signal processor means;

means for judging whether said reception signal is a speech signal or a control signal; and

means for outputting an identification signal, the decoded signal, and the number of errors.

33. A signal identifier device according to Claim 32 wherein said signal identifier device comprises a delay means for delaying said reception signals from said speech signal processor means and said control signal processor means due to the time period wherein said reception signal is processed by said error correcting/decoding means, said state monitoring means, said switching means, and said re-encoding means.

34. A bit error counting method in a transmitting/receiving method of digital communication between a transmission side and a reception side,

said transmission side comprising:

an initializing step for initializing a calculation region for convolution-encoding an input original signal; and

an error correcting/encoding step including a convolution-encoding step for receiving said original signal and outputting said transmission signal yielded by convolution-encoding said original signal;

said reception side comprising:

an error correcting/decoding step for inputting a reception signal and outputting a decoded signal, and monitoring the process of decoding of said reception signal and outputting an overflow signal in response to said process of decoding;

a state monitoring step for receiving said overflow signal and issuing a switching instruction signal only when said overflow signal is inputted,

a switching step for reception signal switching instruction signal and said decoded signal, and outputting the bit error rate or the number of errors when said switching instruction signal is inputted while outputting said decoded signal when said switching instruction signal is not inputted;

a re-encoding step for receiving said decoded signal outputted from said switching step and outputting a re-encoding signal for executing the same encoding as that of said reception signal to said decoded signal; and

a comparing step for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate or the

number of errors.

35. A bit error counting method according to Claim 34 wherein said state monitoring step includes:
 - an overflow signal identifying step for judging whether or not said overflow signal is inputted; and
 - a switching instruction signal output step for counting a counter when said overflow signal is judged to be inputted, and outputting said switching instruction signal when said counter exceeds a predetermined value.
36. A bit error counting method according to Claim 34 wherein said re-encoding step includes:
 - an initializing step for initializing a calculation region for convolution-encoding said input decoded signal; and
 - a convolution-encoding step for receiving said decoded signal and outputting said re-encoding signal yielded by convolution-encoding said decoded signal.
37. A bit error counting method according to Claim 34 wherein said switching step includes:
 - a data input step for inputting said decoded signal and said switching instruction signal;
 - an input signal judging step for judging whether said switching instruction signal is inputted;
 - a decoded signal output step for outputting said decoded signal when said switching instruction signal is judged not to be inputted; and
 - a set value output step for outputting the preset bit error rate and the preset number of errors when said switching instruction signal is judged to be inputted.
38. A bit error counting method according to Claim 37 wherein said state monitoring step includes:
 - an overflow signal identifying step for judging whether or not said overflow signal is inputted, and
 - a switching instruction signal output step for counting a counter when said overflow signal is judged to be inputted and outputting said switching instruction signal when said counter exceeds a predetermined value.
39. A bit error counting method according to Claim 34 wherein said comparing step includes:
 - a bit comparing step for comparing a delayed reception signal and said re-encoding signal for each bit thereof; and
 - a bit error rate evaluating step for evaluating said bit error rate.
40. A bit error counting method according to Claim 39 wherein said re-encoding step includes:
 - an initializing step for initializing a calculation region for convolution-encoding said input decoded signal; and
 - a convolution-encoding step for receiving said decoded signal and outputting said re-encoding signal yielded by convolution-encoding said decoded signal.
41. A bit error counting method according to Claim 34 wherein said error correcting/decoding step includes:
 - a branch metric evaluating step for evaluating a branch metric;
 - an ACS evaluating step for evaluating a minimum or maximum branch metric in said evaluated branch metric;
 - a writing step for writing path information of said minimum or maximum branch metric yielded by said ACS evaluating step; and
 - a step for detecting whether or not a path memory overflow,
 - outputting an overflow signal when said path memory overflows, evaluating a maximum likelihood metric, determining a decoded value, and shifting the path memory,
 - executing path convergence when the path memory does not overflow, determining a decoded value, and shifting the path memory, and
 - evaluating a maximum likelihood metric and determining a decoded value.
42. A bit error counting method according to Claim 41 wherein said encoding step includes:
 - an initializing step for initializing a calculation region for convolution-encoding said input decoded signal; and
 - a convolution-encoding step for receiving said decoded signal and outputting said re-encoding signal yielded by convolution-encoding said decoded signal.
43. A bit error counting method according to Claim 42 wherein said comparing step includes:
 - a bit comparing step for comparing a delayed reception signal and said re-encoding signal for each bit thereof; and
 - a bit error rate evaluating step for evaluating said bit error rate.
44. A bit error counting method according to Claim 34 wherein there is included as a step for delaying said reception signal a delay step for receiving said reception signal by the time during which said reception signal is processed by said error correcting/decoding step,

said state monitoring step, said switching step, and said re-encoding step.

45. A bit error counting method according to Claim 44 wherein said state monitoring step includes:
 - an overflow signal identifying step for judging whether or not said overflow signal is inputted; and
 - a switching instruction signal outputting step for counting a counter when said overflow signal is judged to be inputted while outputting said switching instruction signal when said counter exceeds a predetermined value.
46. A bit error counting method according to Claim 44 wherein said re-encoding step includes:
 - an initializing step for initializing a calculation region for convolution-encoding said input decoded signal; and
 - a convolution-encoding step for receiving said decoded signal and outputting said re-encoding system yielded by convolution-encoding said decoded signal.
47. A bit error counting method according to Claim 44 wherein said switching step includes:
 - a data input step for inputting said decoded signal and said switching instruction signal;
 - an input signal judging step for judging whether or not said switching instruction signal is inputted;
 - a decoded signal output step for outputting said decoded signal when said switching instruction signal is judged not to be inputted; and
 - a set value output step for outputting the preset bit error rate and the preset number of errors when said switching instruction signal is judged to be inputted.
48. A bit error counting method according to Claim 47 wherein said state monitoring step includes:
 - an overflow signal identifying step for judging whether or not said overflow signal is inputted; and
 - a switching instruction signal output step for counting a counter when said overflow signal is judged to be inputted and outputting said switching instruction signal when said counter exceeds a predetermined value.
49. A bit error counting method according to Claim 44 wherein said comparing step includes:
 - a bit comparing step for comparing a delayed reception signal and said re-encoding signal for each bit thereof; and
 - a bit error rate evaluating step for evaluating

ing said bit error rate.

50. A bit error counting method according to Claim 49 wherein said re-encoding step includes:
 - an initializing step for initializing a calculation step for convolution-encoding said input decoded signal; and
 - a convolution-encoding step for receiving said decoded signal and outputting said re-encoding signal yielded by convolution-encoding said decoded signal.
51. A bit error counting method according to Claim 44 wherein said error correcting/decoding step includes:
 - a branch metric evaluating step for evaluating a branch metric;
 - an ACS evaluating step for evaluating a minimum or maximum branch metric in said evaluated branch metric;
 - a writing step for writing path information of minimum or maximum branch metric yielded by said ACS evaluating step; and
 - a step for detecting whether or not a path memory overflows;
 - outputting an overflow signal when the path memory overflows, evaluating a maximum likelihood metric, determining a decoded value, and shifting the path memory;
 - executing path convergence when the path memory does not overflow, determining a decoded value, and shifting the path memory; and
 - evaluating a maximum likelihood metric and determining a decoded value.
52. A bit error counting method according to Claim 51 wherein said re-encoding step includes:
 - an initializing step for initializing a calculation region for convolution-encoding said input decoded signal; and
 - a convolution-encoding step for receiving said decoded signal and outputting said re-encoding signal yielded by convolution-encoding said decoded signal.
53. A bit error counting method according to Claim 52 wherein said comparing step includes:
 - a bit comparing step for comparing a delayed reception signal and said re-encoding signal for each bit thereof; and a bit error rate evaluating step for evaluating said bit error rate.
54. A bit error counting method in a transmission/reception method in digital communication between a transmission side and a reception side,

said transmission side comprising:

an error detecting code evaluating step for receiving an original signal, and evaluating an error detecting code from said original signal and outputting a result of the error detecting code evaluation; and

an error correcting/encoding step including an initializing step for initializing a calculation region for convolution-encoding said input original signal and a convolution-encoding step for receiving said original signal and outputting said transmission signal yielded by convolution-encoding said original signal,

said reception side comprising:

an error correcting/decoding step for inputting a reception signal and outputting a decoded signal;

an error detecting step for receiving said decoded signal and decoding an error detecting code and outputting an error detecting signal when any error is detected;

a switching step for receiving said decoded signal and said error detecting code, and outputting the bit error rate or the number of errors when said error detecting signal is inputted, and outputting said decoded signal when said error detecting signal is not inputted;

a re-encoding step for receiving said decoded signal outputted from said switching step and outputting a re-encoding signal for executing the same encoding as that of said reception signal to said decoded signal; and

a comparing step for receiving said re-encoding signal and a delayed reception signal and outputting the bit error rate or the number of errors.

55. A bit error counting method according to Claim 54 wherein said error detecting code evaluating step includes:

a selecting step for selecting the predetermined number of bits from the most significant bit of said original signal; and

an encoding step for evaluating a remainder polynomial.

56. A bit error counting method according to Claim 55 wherein said error detecting step includes:

an encoding step for evaluating a remainder polynomial; and

an error detecting signal generating step for comparing said remainder polynomial and part of an input signal, and outputting said error detecting signal.

57. A bit error counting method according to Claim 55 wherein said switching step includes:

a data input step for inputting said decoded signal and said error detecting signal;

an input signal judging step for judging whether or not said error detecting signal is inputted;

a decoded signal output step for outputting said decoded signal when said error detecting signal is judged not to be inputted; and

a set value output step for outputting the preset bit error rate and the preset number of errors when said error detecting signal is judged to be inputted.

58. A bit error counting method according to Claim 55 wherein said comparing step includes:

a bit comparing step for comparing a delayed reception signal and said re-encoding signal for each bit thereof; and

an error evaluating step for evaluating said bit error rate.

59. A bit error counting method according to Claim 55 wherein said step for delaying the reception signal includes:

a delaying step for receiving said reception signal and delaying said reception signal by the time during which said reception signal is processed by said error correcting/decoding step, said error detecting step, said switching step, and said re-encoding step.

60. A bit error counting method according to Claim 59 wherein said error detecting step includes:

a selecting step for selecting the predetermined number of bits from the most significant bit of said decoded signal,

an encoding step for evaluating a remainder polynomial; and

an error detecting signal generating step for comparing said remainder polynomial and part of the input signal, and outputting said error detecting signal.

61. A bit error counting method according to Claim 59 wherein said switching step includes:

data input step for inputting said decoded signal and said error detecting signal;

an input signal judging step for judging whether or not said error detecting signal is inputted;

a decoded signal output step for outputting said decoded signal when said error detecting signal is judged not to be inputted; and

a set value output step for outputting the preset bit error rate and the preset number of errors when said error detecting signal is judged to be inputted.

62. A bit error counting method according to Claim 59 wherein said comparing step includes:
- a bit comparing step for comparing a delayed reception signal and said re-encoding signal for each bit thereof; and
 - a bit error rate evaluating step for evaluating said bit error rate.
63. A signal identifying method in a receiving method of transmitter/receiver equipment for use in digital communication, said method comprising:
- a speech signal processing procedure;
 - a control signal processing procedure, and
 - a signal identifying procedure,
- said speech signal processing step including:
- an error correcting/decoding step for receiving a reception signal and outputting a decoded signal;
 - an error detecting step for receiving said decoded signal and outputting an error detecting signal;
 - a re-encoding step for receiving said decoded signal and outputting a re-encoded signal by rendering said decoded signal to encoding for use in a transmitter apparatus; and
 - a comparing step for receiving a delayed reception signal and said re-encoded signal and outputting the number of errors,
- said control signal processing step including:
- an error correcting/decoding step for receiving a reception signal and outputting a decoded signal;
 - an error detecting step for receiving said decoded signal and outputting an error detecting signal;
 - a re-encoding step for receiving said decoded signal and outputting a re-encoded signal by rendering said decoded signal to encoding for use in the transmitter apparatus;
 - a comparing step for receiving a delayed reception signal and said re-encoded signal and outputting the number of errors; and
 - a comparing step for receiving said delayed reception signal and said re-encoded signal and outputting the number of errors,
- said signal identifying step including:
- a step for inputting said error detecting signal, said decoded signal, and said number of errors from said speech signal processing step;
 - a step for judging whether said reception signal is a speech signal or a control signal; and
 - a step for outputting an identification signal, a decoded signal, and the number of errors.

rors.

64. A signal identifying method according to Claim 63 wherein said step for delaying said reception signal includes a delay step, wherein said delay step inputs said reception signal, and delays said reception signal by the time during which said reception signal is processed by said error correcting/decoding step, said state monitoring step, said switching step, and said re-encoding step.
65. A signal identifying method in a receiving method in transmitter/receiver equipment for use in digital communication, said method comprising:
- a speech signal processing step,
 - a control signal processing step, and
 - a signal identifying step,
- said speech signal processing step including:
- an error correcting/decoding step for inputting a reception signal and outputting a decoded signal, and monitoring the process of decoding of said reception signal and outputting an overflow signal responsibly to said process of decoding;
 - a state monitoring step for receiving said overflow signal, and issuing a switching instruction signal only when said overflow signal is inputted;
 - a switching step for receiving said switching instruction signal and said decoded signal, and outputting said switching instruction signal when said switching instruction signal is inputted while outputting said decoded signal when said switching instruction signal is not inputted;
 - a re-encoding step for receiving said decoded signal outputted from said switching step, and outputting a re-encoding signal for executing the same encoding as that of said reception signal to said reception signal; and
 - a comparing step for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate or the number of errors,
- said control signal processing step including:
- an error correcting/decoding step for inputting a reception signal and outputting a decoded signal, and monitoring the process of decoding of said reception signal and outputting an overflow signal responsibly to the process of said decoding;
 - a state monitoring step for receiving said overflow signal and issuing a switching instruction signal only when said overflow signal is inputted;

a switching step for inputting said switching instruction signal and said decoded signal, and outputting said switching instruction signal when said switching instruction signal is inputted while outputting said decoded signal when said switching instruction signal is not inputted;

5

a re-encoding step for receiving said decoded signal outputted from said switching step and outputting a re-encoding signal for rendering said decoded signal to the same encoding as that of said reception signal; and

10

a comparing step for receiving said re-encoding signal and a delayed reception signal, and outputting the bit error rate or the number of errors,

15

said signal identifying step including:

a step for receiving said error detection signal, said decoded signal, and said number of errors from said speech signal processing step;

20

a step for judging whether said reception signal is a speech signal or a control signal; and

a step for outputting an identification signal, a decoded signal, and the number of errors.

25

66. A signal identifying method according to Claim 65 wherein a delay step for receiving said reception signal and delaying said reception signal by the time during which said reception signal is processed by said error correcting/decoding step, said state monitoring step, said switching step, and said re-encoding step is included as said step for delaying the reception signal in said speech signal processing step.

30

35


40

45

50


55

25




FUNCTIONAL BLOCK DIAGRAM ILLUSTRATING
FIRST EMBODIMENT OF BIT ERROR COUNTER DEVICE

FIG. 1




FLOWCHART ILLUSTRATING OPERATION OF ERROR
CORRECTING/ENCODING PART

FIG. 2




FLOWCHART ILLUSTRATING OPERATION OF ERROR CORRECTING/DECODING PART

FIG. 3a




FLOWCHART ILLUSTRATING OPERATION
OF STEP 1

FIG. 3b




FLOWCHART ILLUSTRATING OPERATION
OF STEP 1

FIG. 3c




FLOWCHART ILLUSTRATING OPERATION
OF STEP 2

FIG. 3d




FLOWCHART ILLUSTRATING OPERATION
OF STEP 3

FIG. 3e




FLOWCHART ILLUSTRATING OPERATION
OF STEP 4

FIG. 3f




TRELLIS DIAGRAM AND EXAMPLE OF
 VITERBI-DECODING

FIG. 3g




FLOWCHART ILLUSTRATING OPERATION
OF STATE MONITORING PART

FIG. 4




FLOWCHART ILLUSTRATING OPERATION OF SWITCHING PART

FIG.5




DETAILED FUNCTIONAL BLOCK DIAGRAM ILLUSTRATING
OPERATION OF THE DELAY PART

FIG. 6a




FLOWCHART ILLUSTRATING OPERATION OF THE DELAY PART

FIG. 6b




FLOWCHART ILLUSTRATING OPERATION
OF THE COMPARATOR PART

FIG. 7a




FLOWCHART ILLUSTRATING OPERATION OF THE
COMPARATOR PART

FIG. 7b




FUNCTIONAL BLOCK DIAGRAM ILLUSTRATING
SECOND EMBODIMENT OF THE BIT ERROR COUNTER DEVICE

FIG. 8




FLOWCHART ILLUSTRATING OPERATION OF THE ERROR
DETECTION CODE EVALUATING PART

FIG. 9




FLOWCHART ILLUSTRATING OPERATION OF THE ERROR DETECTING PART

FIG. 10




FLOWCHART ILLUSTRATING OPERATION
OF THE ERROR DETECTING PART

FIG. 11




FUNCTIONAL BLOCK DIAGRAM ILLUSTRATING FIRST EMBODIMENT
OF THE SIGNAL IDENTIFIER DEVICE

FIG. 12




FLOWCHART ILLUSTRATING OPERATION OF THE RE-ENCODER
PART FOR CONTROL SIGNAL

FIG. 13




FLOWCHART ILLUSTRATING OPERATION OF SIGNAL IDENTIFICATION PROCEESSOR PART

FIG. 14




FLOWCHART ILLUSTRATING OPERATION OF THE ERROR
DETECTING PART FOR COUNTER SIGNAL

FIG. 15



FUNCTIONAL BLOCK DIAGRAM ILLUSTRATING SECOND EMBODIMENT OF SIGNAL IDENTIFIER DEVICE

FIG. 16



FLOWCHART ILLUSTRATING OPERATION OF SWITCHING
PART OF THE SIGNAL IDENTIFIER DEVICE

FIG. 17

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP93/00831

A. CLASSIFICATION OF SUBJECT MATTER

Int. Cl⁵ H03M13/12, H04L1/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int. Cl⁵ H03M13/12, H04L1/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho 1963 - 1992

Kokai Jitsuyo Shinan Koho 1971 - 1992

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP, A, 3-198545 (NEC Corp.), August 29, 1991 (29. 08. 91), (Family: none)	1-3, 6, 7, 11 13, 21, 54
Y	JP, A, 3-198545 (NEC Corp.), August 29, 1991 (29. 08. 91), (Family: none)	5, 8-10, 12, 14-20, 22-53, 55-66
Y	JP, A, 62-78921 (Sony Corp.), April 11, 1987 (11. 04. 87), (Family: none)	30-33, 63-66
Y	JP, A, 1-235073 (Sony Corp.), September 20, 1989 (20. 09. 89), (Family: none)	30-33, 63-66
Y	JP, A, 49-100909 (Fujitsu Ltd.), September 24, 1974 (24. 09. 74), & JP, B2, 55-42546, October 31, 1980 (31. 10. 80)	22, 23, 27, 55, 56, 60

☒ Further documents are listed in the continuation of Box C.☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

August 27, 1993 (27. 08. 93)

Date of mailing of the international search report

September 14, 1993 (14. 09. 93)

Name and mailing address of the ISA/

Japanese Patent Office

Facsimile No.

Authorized officer

Telephone No.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP93/00831

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP, A, 52-103902 (NEC Corp.), August 31, 1977 (31. 08. 77), (Family: none)	22, 23, 27, 55, 56, 60
A	JP, A, 59-19455 (NEC Corp.), January 31, 1984 (31. 01. 84), & JP, B2, 63-8652, February 24, 1988 (24. 02. 88)	8-10, 18-20, 41-43, 51-53
A	JP, A, 63-26035 (Fujitsu Ltd.), February 3, 1988 (03. 02. 88), & JP, B2, 3-61375, September 19, 1991 (19. 09. 91), & EP, A2, 234558, September 2, 1987 (02. 09. 87), & US, A, 4777636, October 11, 1988 (11. 10. 88), & CA, A1, 1260143, September 26, 1989 (26. 09. 89), & DE, C, 3775576, February 13, 1992 (13. 02. 92)	8-10, 18-20, 41-43, 51-53

Form PCT/ISA/210 (continuation of second sheet) (July 1992)